

CS 591: Data Systems Architectures

Data Systems on Modern Hardware:

Multi-cores, Solid-State Drives, and Non-Volatile Memories

Prof. Manos Athanassoulis

https://midas.bu.edu/classes/CS591A1

Some class logistics in light of ... reality

https://forms.gle/hWHhu6YVbr4ZDicq8

See also Zoom chat for the link!

Please respond now!

Let's also try the raise-hand option in a different way!

Everyone who is connected via Ethernet (not wifi) please raise your hand Now, everyone who is connected via wifi (not Ethernet) please do so




Compute, Memory, and Storage Hierarchy

Traditional von-Neuman computer architecture

- (i) assumes CPU is fast enough (for our applications)
- (ii) assumes memory can keep-up with CPU and can hold all data

is this the case?



for (i): applications increasingly complex, higher CPU demand is the CPU going to be always fast enough?



Moore's law

```
Often expressed as:

"X doubles every 18-24 months"

where X is:


"performance"

CPU clock speed


the number of transistors per chip
```

which one is it? (check Zoom chat)





40 Years of Microprocessor Trend Data



Original data up to the year 2010 collected and plotted by M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond, and C. Batten New plot and data collected for 2010-2015 by K. Rupp



Can (a single) CPU cope with increasing application complexity?

No, because CPUs (cores) are **not** getting faster!!!

.. but they are getting more and more (higher parallelism)

Research Challenges

how to handle them? how to parallel program?




Compute, Memory, and Storage Hierarchy

Traditional von-Neuman computer architecture

- (i) assumes CPU is fast enough (for our applications) not always!
- (ii) assumes memory can keep-up with CPU and can hold all data


is this the case?




for (ii): is memory faster than CPU (to deliver data in time)?

does it have enough capacity?







As the gap grows, we need a deep **memory hierarchy**




A single level of main memory is not enough

We need a *memory hierarchy*




What is the memory hierarchy?








Access Granularity















Send for consumption


5-nage buffer































5-page buffer


Main Memory





What if we had an oracle (index)?

























What if useful data is in all pages?




Scan or Index?







Scan or Index?



IO#: 20 with scan IO#: 21 with index



Same analysis for any two memory levels!!








Cache Hierarchy







Cache Hierarchy

What is a core?

What is a socket?






Cache Hierarchy

Shared Cache: L3 (or LLC: Last Level Cache)

L3 is physically distributed in multiple sockets

L2 is physically distributed in every core of every socket

Each *core* has its own **private** L1 & L2 cache All levels need to be *coherent**





Core 0 reads faster when data are in its L1


If it does not fit, it will go to L2, and then in L3

Can we control where data is placed?

We would like to avoid going to L2 and L3 altogether


But, at least we want to avoid to remote L2 and L3


And remember: this is only one socket! We have multiple of those!


















Main Memory

















Why knowing the cache hierarchy matters

```
int arraySize;
for (arraySize = 1024/sizeof(int); arraySize <= 2*1024*1024*1024/sizeof(int); arraySize*=2)
// Create an array of size 1KB to 4GB and run a large arbitrary number of operations
{
    int steps = 64 * 1024 * 1024; // Arbitrary number of steps
    int* array = (int*) malloc(sizeof(int)*arraySize); // Allocate the array
    int lengthMod = arraySize - 1;

// Time this loop for every arraySize
    int i;
    for (i = 0; i < steps; i++)
    {
        array[(i * 16) & lengthMod]++;
        // (x & lengthMod) is equal to (x % arraySize)
    }
}</pre>
```

This machine has: 256KB L2 per core 16MB L3 per socket








Why not just stay in memory?



Historical Cost of Computer Memory and Storage

Cost!

what else?





Why not stay in memory?

Rephrase: what is missing from memory hierarchy?

Durability (data survives between restarts)

Capacity (enough capacity for data-intensive applications)



Main Memory

SSD (Flash)

HDD

Shingled Disks

Tape



Main Memory

SSD (Flash)

HDD

Shingled Disks

Tape



Hard Disk Drives

Secondary durable storage that support both random and sequential access

Data organized on pages/blocks (across tracks)


Multiple tracks create an (imaginary) cylinder

Disk access time:

seek latency + rotational delay + transfer time (0.5-2ms) + (0.5-3ms) + <0.1ms/4KB

Sequential >> random access (~10x)

Goal: avoid random access





Seek time + Rotational delay + Transfer time


Seek time: the **head** goes to the right **track**

Short seeks are dominated by "settle" time (D is on the order of hundreds or more)

Rotational delay: The **platter** rotates to the right **sector**.

What is the min/max/avg rotational delay for 10000RPM disk?

Transfer time: <0.1ms / page \rightarrow more than 100MB/s



Seek Profile of a Modern Disk Drive



Sequential vs. Random Access

Bandwidth for Sequential Access (assuming 0.1ms/4KB):

0.04ms for 4KB \rightarrow 100MB/s

Bandwidth for Random Access (4KB):

0.5ms (seek time) + 1ms (rotational delay) + 0.04ms = 1.54ms

4KB/1.54ms **→ 2.5MB/s**



Flash

Secondary durable storage that support both random and sequential access

Data organized on pages (similar to disks) which are further grouped to erase blocks

Main advantage over disks: random read is now much more efficient


BUT: Slow random writes!

Goal: avoid random writes





The internals of flash



interconnected flash chips

no mechanical limitations

maintain the block API compatible with disks layout

internal parallelism for both read/write

complex software driver



Flash access time

... depends on:

device organization (internal parallelism)


software efficiency (*driver*)

bandwidth of flash packages

the Flash Translation Layer (FTL), a complex device driver (firmware) which tunes performance and device lifetime



Flash vs HDD



HDD

- √ Large cheap capacity
- X Inefficient random reads

Flash

- X Small expensive capacity
- √ Very efficient random reads
- X Read/Write Asymmetry



Main Memory

Flash

HDD

Shingled Disks





Tapes

Data size grows exponentially!

Cheaper capacity:

Increase density (bits/in²)
Simpler devices

Tapes:


Magnetic medium that allows only **sequential access** (yes like an old school tape)!





Increasing disk density

Very difficult to differentiate between tracks "settle" time becomes




Writing a track affects neighboring tracks
Create different readers/writers
Interleave writes tracks

Conventional Writes




Memory & Storage Walls

Memory Wall





Memory Wall





Storage Wall



HDD

- ✓ capacity
- ✓ sequential access
- × random access
- × latency plateaus




Evolution of hard disks 100000000 Speed Latency Price 10000000 Density \$15.3M/GB Full read 1000000 100000 **15K RPM** 7.2K<u>-</u>10K RPM 10000 **1.2K RPM** 2 h 1000 260x 800 GB/in² 100 250 ms 10 8 s ' -1 4-**8** ms 4 ms 8000x 0.1 GB/in² 0.1 038¢6\$£er capacity 0.01 1950 1960 1970 1980 2000 1990 2010 2020

disks become larger but – relatively – slower

Storage Wall





HDD

- √ capacity
- √ sequential access
- × random access
- × latency plateaus

SSD (Single Level Cell)

- √ random reads
- ✓ low latency
- × capacity
- × endurance
- × read/write asymmetry

SSD (Multi Level Cell)


- √ capacity
- × endurance (worse)



"Tape is Dead, Disk is Tape, Flash is Disk"

[Jim Gray 2007]


Storage without mechanical limitations



Several technologies

- Flash
- Phase Change Memory (IBM)
- Memristor (HP)







Storage Wall









HDD

- √ capacity
- √ sequential access
- × random access
- × latency plateaus

SSD (Single Level Cell)

- √ random reads
- √ low latency
- × capacity
- × endurance
- × read/write asymmetry

SSD (Multi Level Cell)

- √ capacity
- × endurance (worse)

HDD (Shingled Magnetic Rec.)

- √ capacity
- × read/write asymmetry



Technology Trends & Research Challenges

- (1) From fast single cores to increased parallelism
- (2) From slow storage to efficient random reads

(3) From infinite endurance to limited endurance

(4) From symmetric to asymmetric read/write performance



Technology Trends & Research Challenges

How to exploit increasing parallelism (in compute and storage)?

How to redesign systems for efficient random reads?
e.g., no need to aggressively minimize index height!

How to reduce write amplification (physical writes per logical write)?

How to write algorithms for asymmetric storage?



Even faster devices are available (NVMe) How to use them when the software stack is too slow?

