

# Asymmetry/Concurrency-Aware Bufferpool Manager for Modern Storage Devices


Tarikul Islam Papon

[papon@bu.edu](mailto:papon@bu.edu)



Manos Athanassoulis

[mathan@bu.edu](mailto:mathan@bu.edu)


# Evolution of Storage Devices




Tape





Floppy



CD



HDD



SSD

# Hard Disk Drives




mechanical device

slow random access


**one block at a time**

**write latency  $\approx$  read latency**

# Hard Disk Drives



**Symmetric cost for Read  
& Write to disk**



**One I/O at a time**



“Tape is Dead. Disk is Tape.  
Flash is Disk.”

- Jim Gray

“Tape is Dead. Disk is Tape.  
Flash is Disk.”

- Jim Gray

Device	Size	Seq B/W	Time to read
HDD 1980	100 MB	1.2 MB/s	~ 1 min
HDD 2022	4 TB	125 MB/s	~ 9 hours


“Tape is Dead. Disk is Tape.  
Flash is Disk.”

- Jim Gray

Device	Size	Seq B/W	Time to read
HDD 1980	100 MB	1.2 MB/s	~ 1 min
HDD 2022	4 TB	125 MB/s	~ 9 hours

HDDs are moving deeper in the memory hierarchy

# Solid State Drives



electronic device


fast random access

**concurrent I/Os**


**write latency > read latency**



# HDD




Symmetric cost for Read & Write




One I/O at a time

# SSD




Read/Write Asymmetry ( $\alpha$ )




Concurrency ( $k$ )


# Concurrency



# Internals of an SSD




# Internals of an SSD



Parallelism at different levels (channel, chip, die, plane block, page)


# Read/Write Asymmetry




# Writes in SSD

**Out-of-place** updates cause invalidation

*“Erase before write”* approach



# Writes in SSD




Block 0



Block 1

# Writes in SSD



Block 0




Block 1

Writing in a free page isn't costly!



# Writes in SSD

Update  
A, B, C, D




Block 0



Block 1

# Writes in SSD

Update  
A, B, C, D




Block 0



Block 1

# Writes in SSD

Update  
A, B, C, D




Block 0



Block 1

# Writes in SSD

Update  
A, B, C, D




Block 0



Block 1

# Writes in SSD

Update  
A, B, C, D




Block 0



Block 1

# Writes in SSD

Update  
A, B, C, D



Block 0




Block 1

**Not all updates are costly!**


# Writes in SSD

What if there is no space?



Block 0

...




Block N

# Writes in SSD

What if there is no space?




**Garbage Collection!**



Block 0

...



Block N




# Writes in SSD

What if there is no space?




**Garbage Collection!**



Block 0

...



Block N

Valid pages:


E	F	G	H	A'	B'	C'	D'	M'	N'	O'	P'	Q'	R'
---	---	---	---	----	----	----	----	----	----	----	----	----	----

# Writes in SSD

What if there is no space?




**Garbage Collection!**



Block 0

...



Block N

Higher average update cost (due to GC) → **Read/Write asymmetry**


# Read/Write Asymmetry

**Out-of-place** updates cause invalidation


*“Erase before write”* approach

Garbage Collection

Larger erase granularity



**All these results in higher  
amortized write cost**



# Read/Write Asymmetry - Example

Device	Advertised Rand Read IOPS	Advertised Rand Write IOPS	Advertised Asymmetry
PCIe D5-P4320	427k	36k	11.9
PCIe DC-P4500	626k	51k	12.3
PCIe P4510	465k	145k	3.2
SATA D3-S4610	92k	28k	3.3
Optane P4800X	550k	500k	1.1

# Empirical Asymmetry and Concurrency


<b>Device</b>	$\alpha$	$k_r$	$k_w$
Optane SSD	1.1	6	5
PCIe SSD	2.8	80	8
SATA SSD	1.5	25	9
Virtual SSD	2.0	11	19

- “A Parametric I/O Model for Modern Storage Devices”, DaMoN 2021


# Guidelines for Algorithm Design in SSD




know Thy Device



exploit  $k_r$  and  $k_w$   
(with care)



treat read and  
write differently.




asymmetry ( $\alpha$ )  
controls performance


- "A Parametric I/O Model for Modern Storage Devices", DaMoN 2021

# SSD Diversification

## SLC or MLC




## DRAM or DRAM-less caches



# SSD Diversification

## Overprovisioning – how much?



How many channels?

Single plane or multi-plane?

SATA or PCIe interface?

What about NVMe protocol?



# Black box vs White box SSD


Black box  
SSD



Traditional

Computational

Streams



White box  
SSD

Programmable


Open-channel

ZNS


# Guidelines for Algorithm Design




Know Thy Device



Exploit concurrency  
(with care)



Treat read and  
write differently.




asymmetry controls  
performance

- "A Parametric I/O Model for Modern Storage Devices", DaMoN 2021


# Bufferpool Manager & The Challenge

# Bufferpool is Tightly Connected to Storage




Disk

## Bufferpool




Main Memory


# Traditional Bufferpool Manager




# Traditional Bufferpool Manager



# Traditional Bufferpool Manager




# Traditional Bufferpool Manager






# Traditional Bufferpool Manager




If BP is full, one page is selected for eviction based on **page replacement policy**

# Traditional Bufferpool Manager



If the page is dirty, it is written back to disk

# Traditional Bufferpool Manager



Requested page is fetched in its place  
**(exchanging one write for a read)**

# Buffer Pool Page Eviction Algorithm

## Classical

```
Request (page) ;
```

```
If (page in BP) -> return page
```

```
Else
```

```
    // Miss! Bring the page from Disk
```

```
    If BP not full -> Read requested page from Disk
```

```
    Else
```

- **Select a page** for eviction based on *replacement policy*
- If the candidate page is **dirty**, **write** to disk
- Drop the candidate page from BP
- **Read** requested page

```
[if the request is a write, an in-memory update takes place that  
set the dirty bit as well]
```

# Popular Page Replacement Algorithms


LRU (Most Popular)

LFU, FIFO (Simple)


Clock Sweep (Commercial)

CFLRU  
LRU-WSR } Flash-Friendly


# CFLRU



# CFLRU



After Eviction:



# LRU-WSR

	p6	p5	p4	p3	p2	p1
	D	C	D	D	C	D
Cold flag	1		0	0		0

Cold flag NOT set!  
 This is be moved to front  
 setting the cold flag

	p1	p6	p5	p4	p3	p2
	D	D	C	D	D	C
Cold flag	1	1		0	0	


Candidate for eviction

After Eviction:


	p7	p1	p6	p5	p4	p3
	C	D	D	C	D	D
Cold flag		1	1		0	0




# LRU-WSR



After Eviction:



# Traditional Bufferpool Manager




All these policies **exchange** one read for one write!

**Is this Optimal?**


# The Challenge

- With write asymmetry, it is **NOT** fair to exchange one write for one read.




# The Challenge

- With write asymmetry, it is **NOT** fair to exchange one write for one read.




# The Challenge

- With write asymmetry, it is **NOT** fair to exchange one write for one read.
- Do not expressly utilize the device concurrency.



# The Challenge

- With write asymmetry, it is **NOT** fair to exchange one write for one read.
- Do not expressly utilize the device concurrency.



# The Challenge


device under-utilization

poor end-to-end performance

high deployment cost

# The Solution

- device under-utilization ✓
- poor end-to-end performance ✓
- high deployment cost ✓
- ease of integration** ✓





# Bufferpool Manager

## Eviction Policy

Which page to evict/write?

- LRU
- NRU
- Clock
- Second Chance
- FIFO
- 2Q
- ARC

---

- CFLRU
- LRU-WSR
- CCF-LRU
- CFLRU/C
- CFLRU/E
- DL-CFLRU/E

} *Flash-friendly policies*

Optional

## Read-ahead Policy

When to prefetch?

- Prefetch on miss

Which pages?


- Sequential
- History-based

How many pages?

- 1 or x pages

How to prefetch?

- **Concurrently**





# Asymmetry/Concurrency-Aware (ACE) Bufferpool Manager

# ACE Bufferpool Manager



Use device's properties



# ACE Bufferpool Manager



$1 \leq n_e \leq$  read concurrency ( $k_r$ )


$n_w$  = device's write concurrency ( $k_w$ )

**write**  $n_w$  **dirty pages** concurrently


**evict**  $n_e$  **pages**

**prefetch**  $n_e - 1$  **pages** concurrently

# ACE Bufferpool Manager



# An Example ( $k_w = 3$ )




Let's assume:  $k_w = 3$ , LRU is the baseline replacement policy & **red** indicates dirty page

**Write request of page 8 comes**

# An Example ( $k_w = 3$ )

**write page 8**

Candidate for eviction



Since candidate page is clean, we simply evict 9

After eviction:



**Write request of page 1 comes**



# An Example ( $k_w = 3$ )


write page 1

**LRU**

Candidate



After eviction:



# An Example ( $k_w = 3$ )

write page 1

**LRU**



After eviction:



**LRU+ACE (w/o PF)**


Candidate




# An Example ( $k_w = 3$ )

write page 1

**LRU**




After eviction:



**LRU+ACE (w/o PF)**

Candidate



4,5,2 concurrently written  
4 evicted

# An Example ( $k_w = 3$ )

write page 1

**LRU**

B

8	6	2	3	5	7	4
---	---	---	---	---	---	---

After eviction:

B

1	8	6	2	3	5	7
---	---	---	---	---	---	---

**LRU+ACE (w/o PF)**

8	6	2	3	5	7	
---	---	---	---	---	---	--


After eviction:

1	8	6	2	3	5	7
---	---	---	---	---	---	---


# An Example ( $k_w = 3, n_e = 2$ )

write page 1


**LRU**




After eviction:




**LRU+ACE (w/o PF) LRU+ACE (w/PF)**



After eviction:




Candidate




# An Example ( $k_w = 3, n_e = 2$ )

write page 1


**LRU**




After eviction:



**LRU+ACE (w/o PF)**




After eviction:



**LRU+ACE (w/PF)**

eviction window




4,5,2 concurrently written  
4,7 evicted


# An Example ( $k_w = 3, n_e = 2$ )

write page 1


**LRU**




After eviction:




**LRU+ACE (w/o PF)**



After eviction:



**LRU+ACE (w/PF)**



After eviction:



↑  
prefetched

# Experimental Evaluation



Clock Sweep

LRU

CFLRU

LRU-WSR

vs their ACE counterparts

Device	$\alpha$	$k_r$	$k_w$
Optane SSD	1.1	6	5
PCIe SSD	2.8	80	8
SATA SSD	1.5	25	9
Virtual SSD	2.0	11	19

synthesized traces


TPC-C benchmark



# ACE Improves Runtime

Device: PCIe SSD

$\alpha = 2.8, k_w = 8$



ACE improves runtime significantly

Negligible increase in buffer miss (<0.009%)


Benefit comes at no cost

Mixed Skewed Trace  
(r/w: 50/50, locality 90/10)

# Higher Gain for Write-Heavy Workload

Device: PCIe SSD

$\alpha = 2.8, k_w = 8$




Write-intensive workloads have higher benefit because of efficient writing

Mixed Skewed Trace  
(r/w: 50/50, locality 90/10)

# Impact on Read-Heavy Workload


Device: NVMe SSD

$\alpha = 3, k_w = 8$



Good gain for read-intensive workloads  
Prefetching more effective


# Runtime for Varying R/W ratio



LRU-WSR works best for write-heavy


CFLRU works best for read-heavy

# Experimental Evaluation



For write heavy workloads, gain of ACE can be as high as 1.65x

# Impact of R/W Ratio & Asymmetry



more writes, more speedup


higher asymmetry, higher speedup

good benefit even for low asymmetry

# Impact of #Concurrent I/Os

Device: PCIe SSD


$\alpha = 2.8, k_w = 8$



**Highest speedup when optimal concurrency is used**


Mixed Skewed Trace  
(r/w: 50/50, locality 90/10)

# Experimental Evaluation (TPC-C)






# Experimental Evaluation (TPC-C)




**ACE Achieves 1.3x for mixed TPC-C**

# Summary



decoupled eviction and write-back mechanism  
 can be integrated with **any** replacement policy  
 good benefit with no penalty

## ACE Bufferpool



# Conclusion & Future Work


Make *asymmetry* and *concurrency* part of *algorithm design*

... not simply an engineering optimization


Build algorithms/data structures for storage devices  
with *asymmetry*  $\alpha$  and *concurrency*  $k$

**Stay Tuned!**

index structures



graph traversal



# Thank You!

*disc.bu.edu*