

class 18

Asymmetry & Concurrency Aware Storage Management

Prof. Manos Athanassoulis

https://bu-disc.github.io/CS561/

Evolution of Storage Hierarchy



HDD

SSD

NVM SSD





Hard Disk Drives





Hard Disk Drives





One I/O at a time





Solid-State Drive (SSD)





Solid-State Drive (SSD)






No mechanical movement

Fast access, High chip density, Low energy consumption



Internals of an SSD




Parallelism at many different levels (channel, chip, die, plane, block)




Out-of-place updates cause invalidation

Invalidation causes garbage collection.








Block 0






Block 0

Block 1


Writing in a free page isn't costly!






Block 0






Block 0






Block 0






Block 0










Block 0

Block 1

Not all updates are costly!



What if there is no space?



. . .

Block 0


Block N




What if there is no space?



Garbage Collection!






Block 0

. . .

Block N









What if there is no space?



Garbage Collection!





BOSTON UNIVERSITY





Higher average update cost (due to GC) → *Read/Write asymmetry*

























Device PCIe SSD - P4510 (1TB)






Device PCIe SSD - P4510 (1TB)





Device PCIe SSD - P4510 (1TB)






- 4K Random Read \star 4K Random Write Device 600 $\neg \times 10^3$ ↔ 8K Random Read ★8K Random Write PCIe SSD - P4510 (1TB) 500 $\Theta = \Theta \otimes \Theta = \Theta \Theta$ For 4K random read, 400 2.8x [OPS Asymmetry: 2.8 300 \bigcirc **Concurrency**: 80 200 100 0 50 200 250 100 150 300 0 Threads 35 JNIVERSI

Device PCle SSD - P4510 (1TB)


For 8K random read,


Asymmetry: 1.9

Concurrency: 40









Empirical Asymmetry and Concurrency

	4KB				8KB			
Devices	α	k_r	k_w	· -	α	k_r	k_w	
Optane SSD	1.1	6	5		1.0	4	4	
PCIe SSD (with FS)	2.8	80	8		2.0	40	7	
PCIe SSD (w/o FS)	3.0	16	6		3.0	15	4	
SATA SSD	1.5	25	9		1.3	21	5	
Virtual SSD	2.0	>11	>19		1.9	>6	>10	



Which module of a DBMS interacts with

storage the most?




Bufferpool Manager




Buffer Pool Page Eviction Algorithm

Classical




Buffer Pool Manager





Disk

Main Memory





Disk

BOST


UNIVERSIT


Main Memory






BOSTON UNIVERSITY If BP is full, one page is selected for eviction based on page replacement policy





If the page is dirty, it is **written back** to disk






If the page is dirty, it is **written back** to disk and **evicted**



50



The requested page is fetched in its place (exchanging one write for a read)




51

Popular Page Replacement Algorithms

LRU (Most Popular) LFU, FIFO (Simple) Clock Sweep (Commercial) CFLRU Flash-Friendly LRU-WSR




CFLRU







CFLRU












	p7	p1	р6	p5	p4	p3
	С	D	D	С	D	D
Cold flag		1	1		0	0




LRU-WSR



After Eviction:

	p7	p6	p5	p4	р3	p2
	С	D	С	D	D	С
Cold flag		1		0	0	






All these policies exchange one read for one write!





• (Challenge 1) With write asymmetry, it is **NOT** fair to *exchange one write*


for one read.






• (Challenge 1) With write asymmetry, it is **NOT** fair to *exchange one write*

for one read.






- (Challenge 1) With write asymmetry,
 it is NOT fair to exchange one write
 for one read.
- (Challenge 2) Bufferpool Managers
 do NOT expressly utilize the *device concurrency*.





- (Challenge 1) With write asymmetry,
 it is NOT fair to exchange one write
 for one read.
- (Challenge 2) Bufferpool Managers do NOT expressly utilize the *device concurrency*.






Bufferpool Design Space



Classical Bufferpool Design Space Bufferpool Manager Optional Read-ahead Policy **Eviction Policy** When to prefetch? Which page to evict? -Prefetch on miss -LRU - FIFO Which pages? -NRU - 2Q -Sequential/ -Clock - ARC -History-based -Second Chance How many pages? - CFLRU - CFLRU/C Flash--1 or x pages - LRU-WSR - CFLRU/E friendly How to prefetch? - DL-CFLRU/E - CCF-LRU policies -Sequentially BOSION

UNIVERSITY

Bufferpool Design Space




Asymmetry/Concurrency-Aware (ACE) Bufferpool Manager




ACE Bufferpool Manager



Use device's properties







67

ACE Bufferpool Manager


Flush multiple dirty pages concurrently

Evict 1 page (to not disrupt locality) or Evict multiple pages (if we trust prefetching)

Goal: 1 read vs. α concurrent write backs (more if concurrency permits)



ACE Bufferpool Manager



BOSTON

UNIVERSITY

Buffer Pool Page Eviction Algorithm

```
Request(page p<sub>R</sub>);
If (page in BP) -> return page
Else
    // Miss! Bring the page from Disk
    If BP not full -> Read requested page from Disk
    Else
```


- Select a page p_E for eviction (?) based on replacement policy
- ...



Module: Writer

Concurrent write-back

- If $\mathbf{p}_{\mathbf{E}}$ is dirty, then write *n* dirty pages concurrently where, *n* = device's write concurrency (k_w)
- If $\mathbf{p}_{\mathbf{E}}$ is clean, skip to Evictor



The *n* pages are selected following the order

of the underlying page replacement algorithm



Module: Evictor

Piggy-backs on the **underlying** replacement algorithm

If prefetching is not enabled


Evict 1 page (following the replacement algorithm)

If prefetching is enabled & $\mathbf{p}_{\mathbf{E}}$ is clean

✓ Evict 1 page

If prefetching is enabled & $\mathbf{p}_{\mathbf{E}}$ is dirty

✓ Evict n pages






Module: Reader

Fetch the requested page $\mathbf{p}_{\mathbf{E}}$


If prefetching is enabled (n pages were evicted)

- ✓ Prefetch concurrently n-1 pages
 - Sequential prefetcher
 - History-based prefetcher





Let's Take a Look at an Example




Let's assume: α = 3, LRU is the baseline replacement policy & red indicates dirty page

Next, a read request for page 8 arrives



Let's Take a Look at an Example


Candidate for eviction



Since candidate page is clean, we simply evict it

After Eviction:









Next, a write request for page 1 arrives

Let's Take a Look at an Example ($\alpha = 3$)




Eviction: evict candidate (4)



Let's Take a Look at an Example ($\alpha = 3$)


LRU

ACE LRU(w/o PF)



Candidate ↓ B 8 6 2 3 5 7 4

Eviction: evict candidate (4)



Write-back: 2,5,4 concurrently written Eviction: 4 is evicted B 8 6 2 3 5 7 B 1 8 6 2 3 5 7

Let's Take a Look at an Example ($\alpha = 3$)

Candidate

4

LRU

ACE LRU(w/o PF)

2

8


B

6


3

5

7



Eviction: evict candidate (4)




 Write-back: 2,5,4 concurrently written

 Eviction: 4 is evicted

 B
 8
 6
 2
 3
 5
 7

 B
 1
 8
 6
 2
 3
 5
 7


ACE LRU(w/ PF)




Write-back: 2,5,4 concurrently

Eviction: 5,7,4 is evicted

Prefetch: 9,0 (as LRU)






Evaluation



- Implementation in PostgreSQL
- Clock, LRU, CFLRU, LRU-WSR vs. their ACE counterparts
- Evaluation on 4 synthesized traces and TPC-C benchmark
- 3 storage devices: NVMe SSD, Regular SSD, Virtual SSD $\alpha = 3, k_w = 8$ $\alpha = 1.5, k_w = 8$ $\alpha = 2, k_w > 19$



Device: NVMe SSD




α = 3, k_w = 8

ACE improves runtime by >20%

(for a mixed skewed workload)

Negligible increase in buffer miss (<0.004%)

Device: NVMe SSD




α = 3, k_w = 8

Higher gain (>30%) for write-intensive

workloads because of smart batching

Device: NVMe SSD




 α = 3, k_w = 8

Read-intensive workloads also have substantial gain (5-15%)

Benefits comes mostly through prefetching


Device: NVMe SSD



α = 3, k_w = 8

The benefits remain significant (~10%) for uniform workloads

Device: Regular SSD




α = 1.5, k_w = 8

Even for devices with asymmetry 1.5,

concurrency leads to up to 20% benefit



Device: Virtual SSD




α = 2, k_w > 19

The benefits remain for virtual SSDs

that we cannot fully benchmark



Device: NVMe SSD




 α = 3, k_w = 8

For write heavy workloads, gain of ACE can be as high as 1.75x








 α = 3, k_w = 8

ACE performs particularly well

under memory pressure




Device: NVMe SSD





Experimental Evaluation (TPC-C)





Experimental Evaluation (TPC-C)

TPC-C consists of 5 transactions

NewOrder (45%) R/W Mix

Payment (43%) R/W Mix


OrderStatus (4%) R-only

StockLevel (4%) R-only

Delivery (4%) W-heavy



Experimental Evaluation (TPC-C)




Conclusion


Make *asymmetry* and *concurrency* part of *algorithm design*

... not simply an engineering optimization

Build algorithms/data structures for storage devices with asymmetry α and concurrency k



graph traversal algorithms







class 18

Asymmetry & Concurrency Aware Storage Management

Prof. Manos Athanassoulis

https://bu-disc.github.io/CS561/