Persistent B+Trees in NonVolatile Main Memory

CS 561 2021 spring

Chen-Wei Weng

U58151415



Outline

- Introduction
- Motivation
- Challenges
- Performance analysis
- wB+ tree
- Comparison
- Conclusion



NVMM Non-Volatile Main Memory

- Data can be retained after power off
- Data is trapped in the floating gate





B+ tree





Motivation

- Limitations of DRAM technology
- Increasing capacity of main memory





Why NVMM?

- physical mechanisms are amenable to much smaller feature sizes
- support byte-addressable reads and writes with performance close to that of DRAM
- Iower power than DRAM due to non-volatility



Challenges

- B+ tree in NVMM
- Data structure inconsistency



Solutions

- PCM-friendly B+ tree
- clflush & mfence
- Logging & shadowing



PCM-friendly B+ tree





Clflush & Mfence

- X86 processor operations to control cache lines
- clflush
 - clflush invalidates the cache line that contains the address from all levels of caches, and broadcasts the invalidation to all CPU cores in the system
- mfence
 - Infence guarantees that all memory reads and memory writes issued before the mfence in program order



Clflush & Mfence



BOSTON UNIVERSITY

Performance Analysis Metrices

Term	Description
N_w	Number of words written to NVMM
N_{clf}	Number of cache line flush operations
N_{mf}	Number of memory fence operations
n	Total number of entries in a B ⁺ -Tree node
n'	Total number of entries in a wB ⁺ -Tree node
m	Number of valid entries in a tree node
l	Number of levels of nodes that are split in an insertion



Undo Redo Logging

- Record REDO and UNDO information for every update in a log
 - Sequential write to a log (put it on a separate disk)
 - Minimal information written to log, multiple updates fit in a single log page
- Log : An ordered list of REDO/UNDO actions
 - Log record contains <XID, pageID, offset, length, old data, new data>
 - Additional control information



Undo Redo Logging

- 1: **procedure** WRITEUNDOREDO(addr,newValue)
- 2: log.write (addr, *addr, newValue);
- 3: log.clflush_mfence ();
- 4: *addr= newValue;
- 5: end procedure
- 6: procedure NEWREDO(addr,newValue)
- 7: log.write (addr, newValue);
- 8: *addr= newValue;
- 9: end procedure
- 10: procedure COMMITNEWREDO
- 11: log.clflush_mfence ();
- 12: end procedure

Nw = 4m + 12 Nclf = m + 3 Nmf = m + 3



















- Short-Circuit Shadowing
- NVM supports 8-byte atomic write
- Proposed by Condit et al.



Short-Circuit Shadowing





Short-Circuit Shadowing





1: procedure INSERTTOLEAF(leaf,newEntry,parent,ppos,sibling)

- 2: copyLeaf= AllocNode();
- 3: NodeCopy(copyLeaf, leaf);
- 4: Insert(copyLeaf, newEntry);
- 5: **for** i=0; i < copyLeaf.UsedSize(); i+=64 **do**
- 6: clflush(©leaf + i);
- 7: end for
- 8: WriteRedoOnly(&parent.ch[ppos], copyLeaf);
- 9: WriteRedoOnly(&sibling.next, copyLeaf);
- 10: CommitRedoWrites();
- 11: FreeNode(leaf);
- 12: end procedure

Nw = 2m + 11 Nclf = 0.25m + 2.5 Nmf = 2



Write-Atomic B+ tree

- Atomic write to commit all changes
- Minimize the movement of index entries
- Slot array + bitmap





Write atomic B+ tree

- Insertion
- Deletion
- Search



Write atomic B+ tree Insertion

1:	procedure INSERT2SLOTONLY_ATOMIC(leaf, newEntry)	
2:	/* Slot array is valid */	
3:	<pre>pos= leaf.GetInsertPosWithBinarySearch(newEntry);</pre>	
4:	/* Write and flush newEntry */	
5:	u= leaf.GetUnusedEntryWithSlotArray();	
6:	leaf.entry[u]= newEntry;	
7:	clflush(&leaf.entry[u]); mfence();	
8:	/* Generate an up-to-date slot array on the stack */	
9:	for $(j=leaf.slot[0]; j \ge pos; j)$ do	
10:	tempslot[j+1] = leaf.slot[j];	
11:	end for	
12:	tempslot[pos]=u;	
13:	for $(j=pos-1; j\geq 1; j)$ do	
14:	tempslot[j]= leaf.slot[j];	
15:	end for	
16:	tempslot[0]=leaf.slot[0]+1;	
17:	/* Atomic write to update the slot array */	
18:	*((UInt64 *)leaf.slot)= *((UInt64 *)tempslot);	
19:	clflush(leaf.slot); mfence();	
20: end procedure		





Comparison Insertion



Nmf = m + 3

Nmf = 2

Nmf = 2



Comparison

Solution	Insertion without node splits	Insertion with l node splits	Deletion without node merges
B ⁺ -Trees	$N_w = 4m + 12,$	$N_w = l(4n + 15) + 4m + 19, N_{clf} = l(0.375n + 3.25) + 100000000000000000000000000000000000$	$N_w = 4m,$
undo-redo logging	$N_{clf} = N_{mf} = m + 3$	$m + 4.125, N_{mf} = l(0.25n + 2) + m + 5$	$N_{clf} = N_{mf} = m$
Unsorted leaf	$N_w = 10,$	$N_w = l(4n+15) + n + 4m + 19, N_{clf} = l(0.375n+3.25) +$	$N_w = 12,$
undo-redo logging	$N_{clf} = 2, N_{mf} = 2$	$0.25n + m + 4.125, N_{mf} = l(0.25n + 2) + 0.25n + m + 5$	$N_{clf} = 3, N_{mf} = 3$
Unsorted leaf w/ bitmap	$N_w = 10,$	$N_w = l(4n+15) - n + 4m + 19, N_{clf} = l(0.375n+3.25) - 100000000000000000000000000000000000$	$N_w = 4,$
undo-redo logging	$N_{clf} = 2, N_{mf} = 2$	$0.25n + m + 4.125, N_{mf} = l(0.25n + 2) - 0.25n + m + 5$	$N_{clf} = 1, N_{mf} = 1$
B ⁺ -Trees	$N_w = 2m + 11, N_{mf} = 2,$	$N_w = l(2n+5) + 2m + 12,$	$N_w = 2m + 7, N_{mf} = 2,$
shadowing	$N_{clf} = 0.25m + 2.5$	$N_{clf} = l(0.25n + 1.5) + 0.25m + 2.625, N_{mf} = 2$	$N_{clf} = 0.25m + 2$
Unsorted leaf	$N_w = 2m + 11, N_{mf} = 2,$	$N_w = l(2n+5) + 2m + 12,$	$N_w = 2m + 7, N_{mf} = 2,$
shadowing	$N_{clf} = 0.25m + 2.5$	$N_{clf} = l(0.25n + 1.5) + 0.25m + 2.625, N_{mf} = 2$	$N_{clf} = 0.25m + 2$
Unsorted leaf w/ bitmap	$N_w = 2m + 11, N_{mf} = 2,$	$N_w = l(2n+5) + 2m + 12,$	$N_w = 2m + 7, N_{mf} = 2,$
shadowing	$N_{clf} = 0.25m + 2.5$	$N_{clf} = l(0.25n + 1.5) + 0.25m + 2.625, N_{mf} = 2$	$N_{clf} = 0.25m + 2$
	$N_w = 0.125m + 4.25, N_{clf} =$	$N_w = l(1.25n' + 9.75) + 0.125m + 8.25,$	$N_w = 0.125m + 2, N_{clf} =$
wB+-Tree	$\frac{1}{64}m + 3\frac{1}{32}, N_{mf} = 3$	$N_{clf} = l(\frac{19}{128}n' + 1\frac{105}{128}) + \frac{1}{64}m + 3\frac{13}{32}, N_{mf} = 3$	$\frac{1}{64}m + 2, N_{mf} = 3$
wB ⁺ -Tree	$N_w = 3, N_{clf} = 2,$	$N_w = l(1.25n' + 9.75) - 0.25n' + 0.125m + 7.5,$	$N_w = 1, N_{clf} = 1,$
w/ bitmap-only leaf	$N_{mf} = 2$	$N_{clf} = l(\frac{19}{128}n' + 1\frac{105}{128}) - \frac{3}{128}n' + \frac{1}{64}m + 3\frac{43}{128}, N_{mf} = 3$	$N_{mf} = 1$
wB ⁺ -Tree	$N_w = 3, N_{clf} = 2,$	$N_w = l(n+9) + 7,$	$N_w = 1, N_{clf} = 1,$
w/ slot-only nodes	$N_{mf} = 2$	$N_{clf} = l(0.125n + 1.75) + 2.375, N_{mf} = 2$	$N_{mf} = 1$

Note: The estimated N_{clf} s are lower bounds because they do not cover the case where a log record spans the cache line boundary, and requires two flushes. For 512-byte sized nodes, n = 31, n' = 29, m is about 21 if a node is 70% full.



Experiment

- Setup
 - Real machine modeling DRAM-like fast NVMM
 - Simulation modeling PCM-based NVMM

	Real Machine Description		
Processor	2 Intel Xeon E5-2620, 6 cores/12 threads, 2.00GHz		
CDU as also	32KB L1I/core, 32KB L1D/core, 256KB L2/core		
CPU cache	15MB shared L3, all caches with 64B lines		
OS	OS Ubuntu 12.04, Linux 3.5.0-37-generic kernel		
Compiler	gcc 4.6.3, compiled with -O3		
	Simulator Description		
Processor	Out-of-order X86-64 core, 3GHz		
	Private L1D (32KB, 8-way, 4-cycle latency),		
CDU sasha	private L2 (256KB, 8-way, 11-cycle latency),		
CPU cache	shared L3 (8MB, 16-way, 39-cycle latency),		
	all caches with 64B lines,		
	64-entry DTLB, 32-entry write back queue		
	4 ranks, read latency for a cache line: 230 cycles,		
PCM	write latency per 8B modified word: 450 cycles,		
	$E_{rb} = 2 \text{ pJ}, E_{wb} = 16 \text{ pJ}$		



Experiment Simulation



- Undo-Redo logging incurs drastic 6.6–13.7x slowdowns for B+-Trees and 2.7–12.6x slowdowns for PCM-friendly B+-Trees.
- Shadowing incurs 2.1–7.8x slowdowns
- wB+-Trees achieve a factor of 4.2–27.1x improvement over the slowest previous persistent solution
- The best wB+-Tree result is 1.5–2.4x better than the fastest previous persistent solution
- wB+-Tree w/ bmp-leaf achieves slightly better insertion and deletion performance than wB+-Tree, but sees worse search performance.



Experiment Real Machine



- wB+-Tree achieves similar search performance compared to the baseline main-memory non-persistent B+-Trees
- undo-redo logging incurs 1.6–11.8x slowdowns
- Shadowing incurs 1.7–3.3x slowdowns
- The wB+-Trees achieve 2.1–8.8x improvement over the slowest previous persistent solution, and the best wB+-Tree result is 1.2–1.6x better than the best previous persistent solution in each insertion or deletion



Conclusion

- Traditional approaches(logging, shadowing) incur drastic writes and cache line flush
- NVM write plays a major role in PCM based NVMM
- Cache line flush is the major part for DRAM-like NVMM
- Write atomic B-trees has better insertion and deletion performance, while achieving good search performance



Reference

Persistent B+-Trees in Non-Volatile Main Memory-Shimen Chen et al

